

# Flip-flop: D unlocked



Flip-flop: D unlocked.....	1
1 Description .....	1
1.1 Pins.....	1
1.2 Parameters .....	1
1.3 Input.....	1
1.4 Output.....	2
1.5 Representation .....	2

## 1 Description

This device is an implementation of an unlocked D flip-flop without override controls. For a version with the override controls, use the device "D unlocked full".

### 1.1 Pins

This device has three pins:

<i>pin</i>	<i>type</i>	<i>description</i>
D	input	D input
Q	output	Q output
notQ	output	notQ output

### 1.2 Parameters

The value of the *stepped\_mode* flag determines whether the device operates in *stepped* or *ramped* mode. In *stepped* mode (the default for ideal logical signals), the outputs are represented as stepped signals, where changes in value are observed as vertical steps at the time they occur. In *ramped* mode, the value transitions of the outputs are seen as ramps between  $t-\Delta t$  and  $t$ .

<i>parameter</i>	<i>description</i>
stepped_mode	=1 to indicate stepped mode (default) =0 to indicate ramped mode

### 1.3 Input

The input pin may be connected to any control signals.

Numerical input values are automatically interpreted as logical values by this device, as follows:

<i>input</i>	<i>converted logical value</i>	<i>logical value representation</i>

value > 0	true	1
value ≤ 0	false	0

## 1.4 Output

The outputs are  $Q$  and its logical inverse  $notQ$ . Their representation as *stepped* or *ramped* signals is determined by the value given to the parameter *stepped\_mode*.

The numerical representation of the output logical values is:

<i>output logical value</i>	<i>output numerical value</i>
true	1
false	0

## 1.5 Representation

The implementation of the model can be inspected by opening the device's subcircuit.

The model applies the following logic for determining its state:

<i>rule sequence</i>	<i>action</i>	<i>output</i>
always	passing	$Q(t) = (D(t) > 0)$