


# Exciters and Governors: Exciter AC10C



Exciters and Governors: Exciter AC10C ..... 1

1 Description ..... 1

    1.1 Pins ..... 1

    1.2 Parameters ..... 2

        1.2.1 Data tab ..... 2

        1.2.2 Exciter tab ..... 3

2 Initial conditions ..... 4

3 References ..... 4

Tshibain Tshibungu, Jean Mahseredjian, 6/7/2018 7:17 AM

## 1 Description

This device is an implementation of the IEEE type AC10C excitation system model. This device is implemented as described in [1]. Implementation details can be viewed by inspecting the subcircuit of this device.

### 1.1 Pins

This device has 13 pins:

Pin name	Type	Description	Units
VREF	Input	Reference voltage of the stator terminal voltage	pu
Efss	Input	Steady-state field voltage at t = 0, for initialization	pu
VC	Input	Terminal voltage of synchronous machine, transducer output	pu
VS	Input	Power System Stabilizer signal	pu
IFD	Input	Field current signal	pu
VT	Input, bundle	Terminal voltage (phasor) of synchronous machine (magnitude and phase)	pu
IT	Input, bundle	Current (phasor) of synchronous machine (magnitude and phase)	pu
VB	Input	Available exciter voltage	pu
VUEL	Input	Under Excitation Limiter signal	pu
VOEL	Input	Over Excitation Limiter signal	pu
VSCL	Input	Stator Current Limiter signal	pu
EFD	Output	Field voltage signal	pu

VFE	Output	Signal proportional to exciter field current	pu
-----	--------	--	----

## 1.2 Parameters

The default set of parameters can be found in [1].

### 1.2.1 Data tab

The parameters on the Data tab are:

1. **Gain  $K_R$** : regulator gain
2. **Time constant  $T_{B1}$** : voltage regulator denominator (lag) time constant 1
3. **Time constant  $T_{C1}$** : voltage regulator numerator (lead) time constant 1
4. **Time constant  $T_{B2}$** : voltage regulator denominator (lag) time constant 2
5. **Time constant  $T_{C2}$** : voltage regulator numerator (lead) time constant 2
6. **Time constant  $T_{UB1}$** : UEL regulator denominator (lag) time constant 1
7. **Time constant  $T_{UC1}$** : UEL regulator numerator (lead) time constant 1
8. **Time constant  $T_{UB2}$** : UEL regulator denominator (lag) time constant 2
9. **Time constant  $T_{UC2}$** : UEL regulator numerator (lead) time constant 2
10. **Time constant  $T_{OB1}$** : OEL regulator denominator (lag) time constant 1
11. **Time constant  $T_{OC1}$** : OEL regulator numerator (lead) time constant 1
12. **Time constant  $T_{OB2}$** : OEL regulator denominator (lag) time constant 2
13. **Time constant  $T_{OC2}$** : OEL regulator numerator (lead) time constant 2
14. **Maximum PSS output  $V_{RSmax}$** : maximum PSS regulator output
15. **Minimum PSS output  $V_{RSmin}$** : minimum PSS regulator output
16. **Maximum output  $V_{Rmax}$** : maximum regulator output
17. **Minimum output  $V_{Rmin}$** : minimum regulator output
18. **Gain  $K_{EXC}$** : exciter field current regulator feedback gain
19. **Time constant  $T_{EXC}$** : exciter field current regulator measurement time constant
20. **Gain  $K_{CR}$** : exciter field current regulator proportional gain
21. **Time constant  $T_{F1}$** : exciter field current regulator numerator (lead) time constant
22. **Time constant  $T_{F2}$** : exciter field current regulator denominator (lag) time constant
23. **Gain  $K_{VFE}$** : exciter field current limiter feedback gain
24. **Gain  $K_{LIM}$** : exciter field current limiter proportional gain
25. **Field current reference  $V_{FELIM}$** : exciter field current limiter reference
26. **Rectifier loading factor  $K_{C1}$** : rectifier loading factor proportional to commutating reactance
27. **Rectifier loading factor  $K_{C2}$** : rectifier loading factor proportional to commutating reactance
28. **Gain  $K_P$** : potential circuit (voltage) gain coefficient
29. **Phase angle  $\Theta_P$** : potential circuit phase angle (degrees)
30. **Gain  $K_{I1}$** : potential circuit (current) gain coefficient
31. **Gain  $K_{I2}$** : additive potential circuit (current) gain coefficient
32. **Reactance  $X_L$** : reactance associated with potential source
33. **Voltage  $V_{B1max}$** : maximum available exciter voltage
34. **Voltage  $V_{B2max}$** : maximum available exciter voltage
35. Excitation Type option: see explanations below.
36. Current Control Type option: see explanations below.
37. Under Excitation Limiter option: see explanations below.
38. Over Excitation Limiter option: see explanations below.
39. Stator Current Limiter option: see explanations below.
40. Power System Stabilizer option: see explanations below.

There are two possible selections for the Excitation Type option:

1. Excitation system is self-excited: VT and IT inputs must be connected.
2. Excitation system comes from a separate source: VB input must be connected

There are two possible selections for the Current Control Type option:

1. Feedback from generator field voltage  $E_{FD}$ .
2. Feedback from exciter field current  $V_{FE}$ .

There are three possible selections for the Under Excitation Limiter option:

1. VUEL not available or added to the reference voltage: this option can be selected when the VUEL input signal is zero (not connected) or when it is connected and added to the reference voltage.
2. VUEL connected to the first high value gate (HV gate).
3. VUEL connected to the second high value gate (HV gate).

There are three possible selections for the Over Excitation Limiter option:

1. VOEL not available or added to the reference voltage: this option can be selected when the VOEL input signal is zero (not connected) or when it is connected and added to the reference voltage.
2. VOEL connected to the first low value gate (LV gate).
3. VUEL connected to the second low value gate (LV gate).

There are five possible selections for the Stator Current Limiter option:

1. VSCL not available or added to the reference voltage: this option can be selected when the VSCL input signal is zero (not connected) or when it is connected and added to the reference voltage.
2. VSCL connected to the first high value gate (HV gate).
3. VSCL connected to the first low value gate (LV gate).
4. VSCL connected to the second high value gate (HV gate).
5. VSCL connected to the second low value gate (LV gate).

There are three possible selections for the Power System Stabilizer option:

1. Vs not available or added to the reference voltage: this option can be selected when the Vs input signal is zero (not connected) or when it is connected and added to the reference voltage.
2. Vs connected to the switch logic (SWLIM).
3. Vs connected to the second sum.

## 1.2.2 Exciter tab

The parameters on the Data tab are:

1. **Rectifier loading factor  $K_c$** : diode bridge loading factor proportional to commutating reactance
2. **Demagnetizing factor  $K_p$** : demagnetizing factor, function of exciter alternator reactances
3. **Constant  $K_E$** : exciter field proportional constant
4. **Time constant  $T_E$** : exciter field time constant
5. **Minimum output limit  $V_{Emin}$** : minimum exciter output limit
6. **Maximum field current  $V_{FEmax}$** : maximum field current limit
7. **Voltage  $V_{E1}$** : the exciter voltage point which is near the exciter ceiling voltage
8. **Voltage  $V_{E2}$** : the exciter voltage point which is near 75% of  $V_{E1}$
9. **Saturation function output  $SE_{V_{E1}}$** : the exciter saturation function value at  $V_{E1}$
10. **Saturation function output  $SE_{V_{E2}}$** : the exciter saturation function value at  $V_{E2}$

The exciter saturation function is defined as

$$S_E = A_{EX} e^{B_{EX} E_{FD}} \quad (1)$$

which gives the approximation saturation for any  $E_{FD}$  (exciter output voltage). According to [2] (see pages 562 and 563), the coefficients  $A_{EX}$  and  $B_{EX}$  can be found from:

$$A_{EX} = \frac{S_{V_{E2}}^4}{S_{V_{E1}}^3} \quad (2)$$

$$B_{EX} = \frac{4}{V_{E1}} \ln \left( \frac{S_{V_{E1}}}{S_{V_{E2}}} \right) \quad (3)$$

In the literature [2]  $V_{E1} = V_{E_{max}}$  and  $V_{E2} = V_{E_{0.75max}}$ .

## 2 Initial conditions

The reference voltage VREF can be manually or automatically set by connecting or not connecting the input signal VREF, respectively. When VREF is not connected (the signal is zero), the reference voltage is internally found from the steady-state solution. When VREF is connected, its initial value must match the per unit steady-state voltage of the stator terminal voltage, since otherwise the generator voltage will not start at the actual steady-state.

## 3 References

- [1] "IEEE Recommended Practice for Excitation System Models for Power System Models for Power System Stability Studies," IEEE Standard 421.5-2016.
- [2] P. M. Anderson and A. A. Fouad, "Power system control and stability", second edition, IEEE Press, Wiley Interscience, 2003.