


# Exciters and Governors: Exciter AC4A



Exciters and Governors: Exciter AC4A.....	1
1    Description.....	1
1.1    Pins .....	1
1.2    Parameters.....	1
1.2.1    Data tab .....	1
1.2.2    Exciter tab .....	2
2    Initial conditions .....	2
3    References .....	2

Tshibain Tshibungu, Jean Mahseredjian, 7/31/2016 10:07 PM

## 1 Description

This device is an implementation of the IEEE type AC4A excitation system model. This device is implemented as described in [1]. Implementation details can be viewed by inspecting the subcircuit of this device.

### 1.1 Pins

This device has 7 pins:

Pin name	Type	Description	Units
VREF	Input	Reference voltage of the stator terminal voltage	pu
Efss	Input	Steady-state field voltage at t = 0, for initialization	pu
VC	Input	Terminal voltage of synchronous machine, transducer output	pu
VS	Input	Power System Stabilizer signal	pu
IFD	input	Field current	pu
VUEL	Input	Under Excitation Limiter signal	pu
EFD	Output	The field voltage signal	pu

### 1.2 Parameters

The default set of parameters can be found in [1].

#### 1.2.1 Data tab

The parameters on the Data tab are:

1. **Time constant  $T_B$ :** time constant of the lead-lag compensator
2. **Time constant  $T_C$ :** time constant of the lead-lag compensator
3. Under Excitation Limiter option: see explanations below.

There are two possible selections for the Under Excitation Limiter option:

1. VUEL not available
2. VUEL connected to the high value gate (HV gate)

### 1.2.2 Exciter tab

The exciter tab allows to input:

1. **Gain  $K_A$ :** voltage regulator gain
2. **Time constant  $T_A$ :** voltage regulator time constant
3. **Rectifier loading factor  $K_c$ :** rectifier loading factor
4. **Maximum regulator input  $V_{IMAX}$ :** maximum regulator voltage input
5. **Minimum regulator input  $V_{IMIN}$ :** minimum regulator voltage input
6. **Maximum regulator output  $V_{RMAX}$ :** maximum regulator voltage output
7. **Minimum regulator output  $V_{RMIN}$ :** minimum regulator voltage output

## 2 Initial conditions

The reference voltage VREF can be manually or automatically set by connecting or not connecting the input signal VREF, respectively. When VREF is not connected (the signal is zero), the reference voltage is internally found from the steady-state solution. When VREF is connected, its initial value must match the per unit steady-state voltage of the stator terminal voltage, since otherwise the generator voltage will not start at the actual steady-state.

## 3 References

- [1] "IEEE Recommended Practice for Excitation System Models for Power System Models for Power System Stability Studies," IEEE Standard 421.5-2005.