
Exciters and Governors: Exciter ST4B



Exciters and Governors: Exciter ST4B	
	1
	1
	2
2 Initial conditions	2

Tshibain Tshibungu, Jean Mahseredjian, 12/14/2016 4:18 PM

1 Description

This device is an implementation of an IEEE type ST4B excitation system model. This device is implemented as described in [1]. Implementation details can be viewed by inspecting the subcircuit of this device.

1.1 Pins

This device has 10 pins:

Pin name	Туре	Description	Units
VREF	Input	Reference voltage of the stator terminal voltage	pu
Efss	Input	Steady-state field voltage at t = 0, for initialization	pu
VC	Input	Terminal voltage of synchronous machine, transducer output	pu
VS	Input	Power System Stabilizer signal	pu
IFD	Input	Field current	pu
VT	Input, bundle	Terminal voltage (phasor) of synchronous machine (magnitude and phase)	pu
IT	Input, bundle	Current (phasor) of synchronous machine (magnitude and phase)	pu
VUEL	Input	Under Excitation Limiter signal	pu
VOEL	Input	Over Excitation Limiter signal	pu
EFD	Output	The field voltage signal	pu

1.2 Parameters

The default set of parameters can be found in [1].

1.2.1 Data tab

The parameters on the Data tab are:

- 1. Gain K_{PR}: voltage regulator proportional gain
- Gain K_{IR}: voltage regulator integral gain
 Time constant T_A: thyristor bridge firing control equivalent time constant
- 4. Maximum regulator output V_{Rmax}: maximum regulator voltage output
- 5. Minimum regulator output V_{Rmin}: minimum regulator voltage output
- 6. Gain K_{PM}: forward proportional gain of inner loop field regulator
- 7. Gain K_{IM}: forward integral gain of inner loop field regulator
- 8. Gain K_G: feedback gain of field current regulator
- 9. Maximum field current output V_{Mmax}: maximum output of field current regulator
- 10. Minimum field current output V_{Mmin}: minimum output of field current regulator
- 11. Over Excitation Limiter option: see explanations below.

There are two possible options for the Over Excitation Limiter option:

- 1. VOEL not available
- 2. VOEL connected to the low value gate (LV gate)

1.2.2 Exciter tab

The exciter tab allows to input:

- 1. Gain K_P: potential circuit (voltage) gain coefficient
- 2. Phase angle Theta_P: potential circuit phase angle (degrees)
- 3. **Gain K**_I: compound circuit (current) gain coefficient
- 4. Rectifier loading factor Kc: rectifier loading factor proportional to commutating reactance
- 5. Field voltage V_{Bmax}: maximum available exciter voltage
- 6. **Reactance X**_L: Reactance associated with potential source

Initial conditions

The reference voltage VREF can be manually or automatically set by connecting or not connecting the input signal VREF, respectively. When VREF is not connected (the signal is zero), the reference voltage is internally found from the steady-state solution. When VREF is connected, its initial value must match the per unit steady-state voltage of the stator terminal voltage, since otherwise the generator voltage will not start at the actual steady-state.

3 References

[1] "IEEE Recommended Practice for Excitation System Models for Power System Models for Power System Stability Studies," IEEE Standard 421.5-2005.