Exciters and Governors: Power System Stabilizer PSS1A



Exciters and Governors: Power System Stabilizer PSS1A	1
1 Description	
1.1 Pins	
1.2 Parameters	
1.2.1 Data tab	
2 Initial conditions	
3 References	
0 1000000000000000000000000000000000000	

Tshibain Tshibungu, Jean Mahseredjian, 12/19/2016 6:53 PM

1 Description

This device is an implementation of the IEEE type PSS1A power system stabilizer model. This device is implemented as described in [1]. Implementation details can be viewed by inspecting the subcircuit of this device.

1.1 Pins

This device has 2 pins:

Pin name	Type	Description	Units
VSI	Input	Synchronous machine speed deviation or	pu
		acceleration power	
VST	Output	PSS output (equivalent of terminal voltage)	pu

1.2 Parameters

The default set of parameters can be found in [1].

1.2.1 Data tab

The parameters on the Data tab are:

- 1. Time constant T₅: transducer time constant
- 2. Time constant T₆: transducer time constant
- 3. Gain Ks: power system stabilizer gain
- 4. **Filter constant A**₁: PSS signal conditioning frequency filter constant
- 5. Filter constant A2: PSS signal conditioning frequency filter constant
- 6. Lead time constant T₁: Lead time constant
- 7. Lead time constant T₃: Lead time constant
- 8. Lag time constant T2: Lag time constant

- 9. Lag time constant T4: Lag time constant
- 10. Maximum output V_{STMAX}: PSS maximum output signal11. Minimum output V_{STMIN}: PSS minimum output signal

2 Initial conditions

The initial output signal is zero from the steady-state solution.

References

[1] "IEEE Recommended Practice for Excitation System Models for Power System Models for Power System Stability Studies," IEEE Standard 421.5-2005.